西西软件园多重安全检测下载网站、值得信赖的软件下载站!
软件
软件
文章
搜索
鐢熸椿鏈嶅姟
鏀粯瀹濋挶鍖�(Alipay)V10.2.53.7000 瀹夊崜鐗�鏀粯瀹濋挶鍖�(Alipay)V10.2.53.7000 瀹夊崜鐗�
鐧惧害鍦板浘瀵艰埅2022V15.12.10 瀹夊崜鎵嬫満鐗�鐧惧害鍦板浘瀵艰埅2022V15.12.10 瀹夊崜鎵嬫満鐗�
鎵嬫満娣樺疂瀹㈡埛绔痸10.8.40瀹樻柟鏈€鏂扮増鎵嬫満娣樺疂瀹㈡埛绔痸10.8.40瀹樻柟鏈€鏂扮増
鐣呴€旂綉鎵嬫満瀹㈡埛绔痸5.6.9 瀹樻柟鏈€鏂扮増鐣呴€旂綉鎵嬫満瀹㈡埛绔痸5.6.9 瀹樻柟鏈€鏂扮増
鍗冭亰鐭ヨ瘑鏈嶅姟appv4.5.1瀹樻柟鐗�鍗冭亰鐭ヨ瘑鏈嶅姟appv4.5.1瀹樻柟鐗�
褰遍煶鎾斁
p2psearcher瀹夊崜鐗�7.3  鎵嬫満鐗�p2psearcher瀹夊崜鐗�7.3 鎵嬫満鐗�
閰风嫍闊充箰2022瀹樻柟鐗圴11.0.8 瀹樻柟瀹夊崜鐗�閰风嫍闊充箰2022瀹樻柟鐗圴11.0.8 瀹樻柟瀹夊崜鐗�
鐖卞鑹烘墜鏈虹増v13.1.0鐖卞鑹烘墜鏈虹増v13.1.0
鐧惧害褰遍煶7.13.0 瀹樻柟鏈€鏂扮増鐧惧害褰遍煶7.13.0 瀹樻柟鏈€鏂扮増
褰遍煶鍏堥攱v6.9.0 瀹夊崜鎵嬫満鐗�褰遍煶鍏堥攱v6.9.0 瀹夊崜鎵嬫満鐗�
闃呰宸ュ叿
鑵捐鍔ㄦ极V9.11.5 瀹夊崜鐗�鑵捐鍔ㄦ极V9.11.5 瀹夊崜鐗�
涔︽棗灏忚鍏嶈垂鐗堟湰v11.5.5.153 瀹樻柟鏈€鏂扮増涔︽棗灏忚鍏嶈垂鐗堟湰v11.5.5.153 瀹樻柟鏈€鏂扮増
QQ闃呰鍣╝ppV7.7.1.910 瀹樻柟鏈€鏂扮増QQ闃呰鍣╝ppV7.7.1.910 瀹樻柟鏈€鏂扮増
鎳掍汉鐣呭惉鍚功appv7.1.5 瀹樻柟瀹夊崜鐗�鎳掍汉鐣呭惉鍚功appv7.1.5 瀹樻柟瀹夊崜鐗�
璧风偣璇讳功app鏂扮増鏈�20227.9.186 瀹夊崜鐗�璧风偣璇讳功app鏂扮増鏈�20227.9.186 瀹夊崜鐗�
閲戣瀺鐞嗚储
骞冲畨璇佸埜瀹塭鐞嗚储V9.1.0.1 瀹樻柟瀹夊崜鐗�骞冲畨璇佸埜瀹塭鐞嗚储V9.1.0.1 瀹樻柟瀹夊崜鐗�
娴烽€氳瘉鍒告墜鏈虹増(e娴烽€氳储)8.71 瀹樻柟瀹夊崜鐗�娴烽€氳瘉鍒告墜鏈虹増(e娴烽€氳储)8.71 瀹樻柟瀹夊崜鐗�
涓滄捣璇佸埜涓滄捣鐞嗚储4.0.5 瀹夊崜鐗�涓滄捣璇佸埜涓滄捣鐞嗚储4.0.5 瀹夊崜鐗�
涓摱璇佸埜绉诲姩鐞嗚储杞欢6.02.010 瀹樻柟瀹夊崜鐗�涓摱璇佸埜绉诲姩鐞嗚储杞欢6.02.010 瀹樻柟瀹夊崜鐗�
鍗庨緳璇佸埜灏忛噾鎵嬫満鐞嗚储杞欢3.2.4 瀹夊崜鐗�鍗庨緳璇佸埜灏忛噾鎵嬫満鐞嗚储杞欢3.2.4 瀹夊崜鐗�
鎵嬫満閾惰
绂忓缓鍐滄潙淇$敤绀炬墜鏈洪摱琛屽鎴风2.3.4 瀹夊崜鐗�绂忓缓鍐滄潙淇$敤绀炬墜鏈洪摱琛屽鎴风2.3.4 瀹夊崜鐗�
鏄撳埗浣滆棰戝壀杈慳pp4.1.16瀹夊崜鐗�鏄撳埗浣滆棰戝壀杈慳pp4.1.16瀹夊崜鐗�
鏀粯瀹濋挶鍖�(Alipay)V10.2.53.7000 瀹夊崜鐗�鏀粯瀹濋挶鍖�(Alipay)V10.2.53.7000 瀹夊崜鐗�
涓浗宸ュ晢閾惰鎵嬫満閾惰appV7.0.1.2.5 瀹夊崜鐗�涓浗宸ュ晢閾惰鎵嬫満閾惰appV7.0.1.2.5 瀹夊崜鐗�
涓浗閾惰鎵嬫満閾惰瀹㈡埛绔�7.2.5 瀹樻柟瀹夊崜鐗�涓浗閾惰鎵嬫満閾惰瀹㈡埛绔�7.2.5 瀹樻柟瀹夊崜鐗�
浼戦棽鐩婃櫤
鑵捐鐚庨奔杈句汉鎵嬫満鐗圴2.3.0.0 瀹樻柟瀹夊崜鐗�鑵捐鐚庨奔杈句汉鎵嬫満鐗圴2.3.0.0 瀹樻柟瀹夊崜鐗�
鍔茶垶鍥㈠畼鏂规鐗堟墜娓竩1.2.1瀹樻柟鐗�鍔茶垶鍥㈠畼鏂规鐗堟墜娓竩1.2.1瀹樻柟鐗�
楗ラタ椴ㄩ奔杩涘寲鏃犻檺閽荤煶鐗坴7.8.0.0瀹夊崜鐗�楗ラタ椴ㄩ奔杩涘寲鏃犻檺閽荤煶鐗坴7.8.0.0瀹夊崜鐗�
妞嶇墿澶ф垬鍍靛案鍏ㄦ槑鏄�1.0.91 瀹夊崜鐗�妞嶇墿澶ф垬鍍靛案鍏ㄦ槑鏄�1.0.91 瀹夊崜鐗�
鍔ㄤ綔灏勫嚮
鍦颁笅鍩庣獊鍑昏€卋t鐗�1.6.3 瀹樻柟鐗�鍦颁笅鍩庣獊鍑昏€卋t鐗�1.6.3 瀹樻柟鐗�
瑁呯敳鑱旂洘1.325.157 瀹夊崜鐗�瑁呯敳鑱旂洘1.325.157 瀹夊崜鐗�
鍦f枟澹槦鐭㈤泦缁搗4.2.1 瀹夊崜鐗�鍦f枟澹槦鐭㈤泦缁搗4.2.1 瀹夊崜鐗�
閬ぉ3D鎵嬫父1.0.9瀹夊崜鐗�閬ぉ3D鎵嬫父1.0.9瀹夊崜鐗�
濉旈槻娓告垙
瀹夊崜妞嶇墿澶ф垬鍍靛案2榛戞殫鏃朵唬淇敼鐗圴1.9.5 鏈€鏂扮増瀹夊崜妞嶇墿澶ф垬鍍靛案2榛戞殫鏃朵唬淇敼鐗圴1.9.5 鏈€鏂扮増
涔辨枟瑗挎父2v1.0.150瀹夊崜鐗�涔辨枟瑗挎父2v1.0.150瀹夊崜鐗�
淇濆崼钀濆崪3鏃犻檺閽荤煶鏈€鏂扮増v2.0.0.1 瀹夊崜鐗�淇濆崼钀濆崪3鏃犻檺閽荤煶鏈€鏂扮増v2.0.0.1 瀹夊崜鐗�
鍙h鑻遍泟鍗曟満鐗�1.2.0 瀹夊崜鐗�鍙h鑻遍泟鍗曟満鐗�1.2.0 瀹夊崜鐗�
灏忓皬鍐涘洟瀹夊崜鐗�2.7.4 鏃犻檺閲戝竵淇敼鐗�灏忓皬鍐涘洟瀹夊崜鐗�2.7.4 鏃犻檺閲戝竵淇敼鐗�
璧涜溅绔炴妧
鐧诲北璧涜溅2鎵嬫父1.47.1  瀹夊崜鐗�鐧诲北璧涜溅2鎵嬫父1.47.1 瀹夊崜鐗�
涓€璧锋潵椋炶溅瀹夊崜鐗坴2.9.14 鏈€鏂扮増涓€璧锋潵椋炶溅瀹夊崜鐗坴2.9.14 鏈€鏂扮増
璺戣窇鍗′竵杞︽墜鏈虹増瀹樻柟鏈€鏂扮増v1.16.2 瀹夊崜鐗�璺戣窇鍗′竵杞︽墜鏈虹増瀹樻柟鏈€鏂扮増v1.16.2 瀹夊崜鐗�
鐙傞噹椋欒溅8鏋侀€熷噷浜戜慨鏀圭増(鍏嶆暟鎹寘)v4.6.0j 閲戝竵鏃犻檺鐗�鐙傞噹椋欒溅8鏋侀€熷噷浜戜慨鏀圭増(鍏嶆暟鎹寘)v4.6.0j 閲戝竵鏃犻檺鐗�
鐧句箰鍗冪偖鎹曢奔2021鏈€鏂扮増5.78 瀹夊崜鐗�鐧句箰鍗冪偖鎹曢奔2021鏈€鏂扮増5.78 瀹夊崜鐗�
瑙掕壊鎵紨
姊﹀够鍓戣垶鑰呭彉鎬佺増1.0.1.2瀹夊崜鐗�姊﹀够鍓戣垶鑰呭彉鎬佺増1.0.1.2瀹夊崜鐗�
浠欏浼犺ro澶嶅叴瀹夊崜鐗�1.20.3鏈€鏂扮増浠欏浼犺ro澶嶅叴瀹夊崜鐗�1.20.3鏈€鏂扮増
姊﹀够璇涗粰鎵嬫父鐗�1.3.6 瀹樻柟瀹夊崜鐗�姊﹀够璇涗粰鎵嬫父鐗�1.3.6 瀹樻柟瀹夊崜鐗�
鐜嬭€呰崳鑰€V3.72.1.1 瀹夊崜鏈€鏂板畼鏂圭増鐜嬭€呰崳鑰€V3.72.1.1 瀹夊崜鏈€鏂板畼鏂圭増
璋佸灏忚溅寮烘墜鏈虹増v1.0.49 瀹夊崜鐗�璋佸灏忚溅寮烘墜鏈虹増v1.0.49 瀹夊崜鐗�
绯荤粺杞欢
mac纾佺洏鍒嗗尯宸ュ叿(Paragon Camptune X)V10.8.12瀹樻柟鏈€鏂扮増mac纾佺洏鍒嗗尯宸ュ叿(Paragon Camptune X)V10.8.12瀹樻柟鏈€鏂扮増
鑻规灉鎿嶄綔绯荤粺MACOSX 10.9.4 Mavericks瀹屽叏鍏嶈垂鐗�鑻规灉鎿嶄綔绯荤粺MACOSX 10.9.4 Mavericks瀹屽叏鍏嶈垂鐗�
Rar瑙e帇鍒╁櫒mac鐗坴1.4 瀹樻柟鍏嶈垂鐗�Rar瑙e帇鍒╁櫒mac鐗坴1.4 瀹樻柟鍏嶈垂鐗�
Mac瀹夊崜妯℃嫙鍣�(ARC Welder)v1.0 瀹樻柟鏈€鏂扮増Mac瀹夊崜妯℃嫙鍣�(ARC Welder)v1.0 瀹樻柟鏈€鏂扮増
Charles for MacV3.9.3瀹樻柟鐗�Charles for MacV3.9.3瀹樻柟鐗�
缃戠粶宸ュ叿
鎼滅嫍娴忚鍣╩ac鐗坴5.2 瀹樻柟姝e紡鐗�鎼滅嫍娴忚鍣╩ac鐗坴5.2 瀹樻柟姝e紡鐗�
閿愭嵎瀹㈡埛绔痬ac鐗圴1.33瀹樻柟鏈€鏂扮増閿愭嵎瀹㈡埛绔痬ac鐗圴1.33瀹樻柟鏈€鏂扮増
蹇墮mac鐗坴1.3.2 瀹樻柟姝e紡鐗�蹇墮mac鐗坴1.3.2 瀹樻柟姝e紡鐗�
鏋佺偣浜旂瑪Mac鐗�7.13姝e紡鐗�鏋佺偣浜旂瑪Mac鐗�7.13姝e紡鐗�
濯掍綋宸ュ叿
Apple Logic Pro xV10.3.2Apple Logic Pro xV10.3.2
Adobe Premiere Pro CC 2017 mac鐗坴11.0.0 涓枃鐗�Adobe Premiere Pro CC 2017 mac鐗坴11.0.0 涓枃鐗�
鍗冨崈闈欏惉Mac鐗圴9.1.1 瀹樻柟鏈€鏂扮増鍗冨崈闈欏惉Mac鐗圴9.1.1 瀹樻柟鏈€鏂扮増
Mac缃戠粶鐩存挱杞欢(MacTV)v0.121 瀹樻柟鏈€鏂扮増Mac缃戠粶鐩存挱杞欢(MacTV)v0.121 瀹樻柟鏈€鏂扮増
Adobe Fireworks CS6 Mac鐗圕S6瀹樻柟绠€浣撲腑鏂囩増Adobe Fireworks CS6 Mac鐗圕S6瀹樻柟绠€浣撲腑鏂囩増
鍥惧舰鍥惧儚
AutoCAD2015 mac涓枃鐗堟湰v1.0 瀹樻柟姝e紡鐗�AutoCAD2015 mac涓枃鐗堟湰v1.0 瀹樻柟姝e紡鐗�
Adobe Photoshop cs6 mac鐗坴13.0.3 瀹樻柟涓枃鐗�Adobe Photoshop cs6 mac鐗坴13.0.3 瀹樻柟涓枃鐗�
Mac鐭㈤噺缁樺浘杞欢(Sketch mac)v3.3.2 涓枃鐗�Mac鐭㈤噺缁樺浘杞欢(Sketch mac)v3.3.2 涓枃鐗�
Adobe After Effects cs6 mac鐗坴1.0涓枃鐗�Adobe After Effects cs6 mac鐗坴1.0涓枃鐗�
Adobe InDesign cs6 mac1.0 瀹樻柟涓枃鐗�Adobe InDesign cs6 mac1.0 瀹樻柟涓枃鐗�
搴旂敤杞欢
Mac鐗堝揩鎾�1.1.26 瀹樻柟姝e紡鐗圼dmg]Mac鐗堝揩鎾�1.1.26 瀹樻柟姝e紡鐗圼dmg]
Mac璇诲啓NTFS(Paragon NTFS for Mac)12.1.62 瀹樻柟姝e紡鐗�Mac璇诲啓NTFS(Paragon NTFS for Mac)12.1.62 瀹樻柟姝e紡鐗�
杩呴浄10 for macv3.4.1.4368 瀹樻柟鏈€鏂扮増杩呴浄10 for macv3.4.1.4368 瀹樻柟鏈€鏂扮増
Mac涓嬫渶寮哄ぇ鐨勭郴缁熸竻鐞嗗伐鍏�(CleanMyMac for mac)v3.1.1 姝e紡鐗�Mac涓嬫渶寮哄ぇ鐨勭郴缁熸竻鐞嗗伐鍏�(CleanMyMac for mac)v3.1.1 姝e紡鐗�
鑻规灉BootCamp5.1.5640 瀹樻柟鏈€鏂扮増鑻规灉BootCamp5.1.5640 瀹樻柟鏈€鏂扮増

首页编程开发其它知识 → Proteus仿真速度很慢的分析

Proteus仿真速度很慢的分析

相关文章发表评论 来源:本站整理时间:2010/9/23 15:33:29字体大小:A-A+

作者:佚名点击:1322次评论:0次标签: Proteus

  • 类型:行业软件大小:1.1M语言:中文 评分:6.5
  • 标签:
立即下载

这篇文章是我的个人实践经验:

很多朋友在做Proteus硬件仿真的时候可能都碰上了仿真速度慢的问题,在点击了开始仿真之后,CPU过载,速度极慢,无法正常进行仿真;Proteus在信息栏提示CPU被使用情况,可能高达90%到100%,并没有按照真实速度仿真,点击信息栏中的提示信息就弹出一个对话框,说是 Simulation is not running in real time due to excessive CPUload,鼠标点击提示,会展开一个消息框,下面就是消息框内的内容:

This message has been generated because the simulation has been unable to keep up with real time for more than 20 consecutive simulation frames. This does not affect the accuracy of the simulation in any way, but it will mean that the simulated system may respond much more slowly to interactive events(e.g. push buttons).
See Also:

How to make simulations run faster?

这里的说明中可以看到至少两个信息:第一,速度慢并不影响仿真精度;第二,我们可以点击最下方那句话打开另一个链接来加速仿真;那么,我们就继续按照提示来寻找答案。(也许我们的Proteus版本不同,这些链接打开顺序和方法可能不一样,我是用的是7.1的版本)点击 How to make simulations run faster?打开Proteus的帮助,进入一个英文界面,我把原文全部贴在这里,之后和你一起解读。

ADVANCED TOPICS


HOW TO MAKE INTERACTIVE SIMULATIONS RUN FASTER


Introduction


Although Proteus VSM is able to run many interactive simulations in real

time, it should be fairly obvious that this cannot be the case for all

circuits. For example, it is perfectly possible to draw a circuit that will

oscillate at 1GHz, but there is no way that this can be simulated in real

time on a computer that may not even execute one machine instruction in 1ns.

In this section, we will explain in a little more detail what determines the

complexity of a simulation and how you can optimize a circuit to maximize the

simulation speed.

Using Digital Resistor and Diode Models

First and foremost in this context, it is vital to understand the difference

between analogue and digital simulation within ProSPICE. This is because the

simulation of digital circuitry is two or three orders of magnitude (i.e. up

to 1000 times) faster than the simulation of analogue circuitry. It is for

this reason that ProSPICE contains a digital simulator at all - that by

representing the operation of digital components as an event driven process,

a great deal of unnecessary computation can be avoided.

For example, whilst a PC with 600MHz P3 processor can simulate around 2

million digital events per second, the same computer will only be able to

simulate a sine wave generator running up to about 2kHz before the CPU load

reaches 100%. Such a waveform will require about 60,000 analogue timepoints

to be computed per second, and each timepoint will require a convergent

solution of the circuit nodal equations to be established - a process vastly

more complex than processing a simple digital event.


For many components, it should be fairly intuitive as to whether analogue or

digital simulation will be required. For example, nearly all TTL and CMOS

parts are represented by digital models, whereas analogue ICs such as op-

amps, comparators and so forth are represented by analogue models. All

components which are represented by standard SPICE models require analogue

simulation.

However, a grey area arises for components which - though strictly analogue

in nature - can be represented by a digital model for some purposes. In

particular, diodes - and perhaps more surprisingly - resistors fall into this

category. This becomes highly relevant in the context of wire-or logic, pull

-up resistors, devices with open-collector outputs, and in diode-resistor

logic networks.


Example 1 - Wire-Or Logic

The following circuit section shows a typical wire-or logic network:



U1:A and U1:B have open-collector outputs and can only sink current. A logic

1 output level results in a high impedance condition. In terms of DSIM, this

means that the gate outputs drive either an SLO (strong low) or a FLT

(floating) logic state. Now if resistor R1 is modelled in the analogue

domain, PROSPICE must insert a digital to analogue interface object between

the logic gates and the resistor, and then an analogue to digital interface

object between the resistor and the input to U2:A. This will result in

wonderfully detailed simulation of the rise-fall waveforms at this node, and

the current flow through R1, but will also result in a great deal of

computation every time the output of U1:A or U1:B changes state.


All this can be avoided if R1 is modelled digitally. In this case, its

behaviour is to convert the SHI logic state of VCC to a WHI (weak high) logic

level. When either NAND gate pulls low, the SLO state overrides the WHI state

from the resistor and the net state is resolved to be logic low. But when

neither gate sinks current, the WHI state beats the FLT state and the net

rises to logic high. All this can be managed within the digital simulation

paradigm and no analogue simulation is required.


Therefore, pull up resistors of any kind should almost always be modelled

digitally.


Example 2 - Diode-Resistor Logic


Another case where seemingly analogue circuitry can be modelled in the

digital domain is diode-resistor networks of the sort shown below. These are

often found around keypad scanning circuitry where the diodes serve to

prevent short circuits between the row driving lines if more than more than

one key is depressed simultaneously.


As with the wire-or logic example, ProSPICE will quite happily model this in

the analogue domain but it will be computationally expensive. If a digital

resistor model is used as above, and a diode is seen as a device which will

pass only low logic level from cathode to anode and only a high logic level

from anode to cathode, then the whole network can once again be modelled

digitally.

Since keypad scanning routines tend to operate at some speed, and there are

often numerous diodes and resistors, this is a very important optimization to

be aware of.


How to Select the Digital Resistor Model


1.    Point at the resistor you wish to change and press CTRL-E.

2.    Click the Edit All Properties as Text checkbox.

3.    Change the PRIMITIVE property to read


       PRIMITIVE=DIGITAL,RESISTOR


If you are building a circuit from scratch, and know that you will want a

particular resistor to be modelled digitally, you can also achieve this by

picking the PULLUP or PULLDOWN models from the component library. This

devices already contains the PRIMITIVE property as above.


How to Select the Digital Diode Model


1.    Point at the diode you wish to change and press CTRL-E.


2.    Click the Edit All Properties as Text checkbox.


3.    Change the PRIMITIVE property to read


       PRIMITIVE=DIGITAL,DIODE


4.    Delete any MODEL property, as SPICE parameters have no meaning for the

digital diode model.


If you are building a circuit from scratch, and know that you will want a

particular diode to be modelled digitally, you can also achieve this by

picking the DIODE-DIGITAL device the component library. This device already

contains the PRIMITIVE property as above.

Optimizing Memory Accesses to External RAM and ROM

Many larger microprocessor designs make use of ROM, RAM or EEPROM memory

devices external to the microcontroller itself. These may store the program

code, or be used to supplement internal SRAM present within the CPU chip

itself. Given a correct address decoding circuit, and assuming that the

memory device is modelled, Proteus VSM will correctly simulate such designs

as drawn. When the CPU accesses external memory, the model will drive the

address, data and control lines appropriately, and external decode logic and

memory model will respond by reading or writing the appropriate locations.

This is quite useful if you wish to verify that your memory decoding

circuitry works as designed, but is also extremely expensive in terms of

computation. Setting up a 16 bit address will create a minimum of 16 digital

events and reading or writing a byte of data to/from data bus will generate

another 8. Removing the data from the bus afterwards will create another 8

events. Where address and data lines are multiplexed, as in the above HC11

design, even more events will be generated. All this compares very

unfavourably with the ability of a VSM CPU model to execute an instruction

using just one event per machine cycle.


Therefore, we have provided the CPU models with the ability to simulate

accesses to external memory internally to the model. At the time of writing

this applies to the 8051,

HC11 and the larger AVR CPU models. External memory may be declared using

EXTRAM, or EXTROM properties which specify the memory range for each block of

external memory. Full details are provided in the model specific help for

these processors, which you can access from the Edit Component dialogue form,

or from the Start Menu.


Once the external memory map has been defined in this way, instructions which

access external memory within the specified ranges can be simulated without

generating large numbers of digital events. Accesses to memory mapped

peripherals can still be fully simulated, since these will lie at locations

outside the memory ranges specified in the EXTRAM and EXTROM properties.

这里就列出了所有问题的根源了;各位朋友不妨多看看这里的英文帮助,磨刀不误砍柴

工,这里的帮助内容比任何人的经验之谈要高明得多;


好了,让我来读读这里的帮助,下面是我读出的基本内容之一:

第一:使用数字式的电阻和二极管(Using Digital Resistor and Diode Models)

这句话是我的翻译,原文的意思是如果把所有的二极管和电阻都看成是模拟量那样仿真的话,Proteus的速度会大大下降;所以所有的上拉电阻都可以看成是数字量的模拟(原文是:Therefore, pull up resistors of any kind should almost always bemodelled digitally.);而一些作为逻辑门电路用的二极管也可以看成数字式的;因此,需要对仿真的元件进行设置。

1)对电阻的设置(How to Select the Digital Resistor Model) How to Select the Digital Resistor Model


1.    Point at the resistor you wish to change and press CTRL-E.

2.    Click the Edit All Properties as Text checkbox.

3.    Change the PRIMITIVE property to read


       PRIMITIVE=DIGITAL,RESISTOR

2)对二极管的设置(How to Select the Digital Diode Model)

1.    Point at the diode you wish to change and press CTRL-E.

2.    Click the Edit All Properties as Text checkbox.

3.    Change the PRIMITIVE property to read

       PRIMITIVE=DIGITAL,DIODE

4.    Delete any MODEL property, as SPICE parameters have no meaning for thedigital diode model

       另外说明,在编辑Properties时,在文本框里键入的内容若用中括号{}括起来,那么在仿真界面就不会显示出来,比如

{MODFILE=74AND2.MDF}
{PACKAGE=DIL14}
{ITFMOD=TTL}

第二:Optimizing Memory Accesses to External RAM and ROM


这个问题我还没有遇到过,也不太明白其中的内容,希望比较熟悉单片机方面有的朋友做补充了!!!

相关评论

阅读本文后您有什么感想? 已有人给出评价!

  • 8 喜欢喜欢
  • 3 顶
  • 1 难过难过
  • 5 囧
  • 3 围观围观
  • 2 无聊无聊

热门评论

最新评论

第 1 楼 广东教育网 网友 客人 发表于: 2011/3/10 17:17:16
前101个评论都是我的,我很奇怪为什么让一个人可以评论那么多次

支持( 0 ) 盖楼(回复)

发表评论 查看所有评论(0)

昵称:
表情: 高兴 可 汗 我不要 害羞 好 下下下 送花 屎 亲亲
字数: 0/500 (您的评论需要经过审核才能显示)